Sollicitatievraag bij IEC Electronics
Design a basic AND gate using transistor level logic.
Antwoord op sollicitatievraag
Anoniem
4 nov 2012
Paralleled NMOS followed by series PMOS
Design a basic AND gate using transistor level logic.
Anoniem
Paralleled NMOS followed by series PMOS